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Design of FPGA Interconnect for
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André DeHon, Member, IEEE, and Raphael Rubin
Abstract—How does multilevel metallization impact the de-
sign of field-programmable gate arrays (FPGA) interconnect?
The availability of a growing number of metal layers presents
the opportunity to use wiring in the third dimension to reduce
area and switch requirements. Unfortunately, traditional FPGA
wiring schemes are not designed to exploit these additional metal
layers. We introduce an alternate topology, based on Leighton’s
mesh-of-trees (MoT), which carefully exploits hierarchy to allow
additional metal layers to support arbitrary device scaling. When
wiring layers grow sufficiently fast with aggregate network size
( ), our network requires only ( ) area; this is in stark
contrast to traditional, Manhattan FPGA routing schemes where
switching requirements alone grow superlinearly in . In prac-
tice, we show that, even for the admittedly small designs in the
Toronto “FPGA Place and Route Challenge,” arity-4 MoT net-
works require 26% fewer switches than the standard, Manhattan
FPGA routing scheme.
Index Terms—Field programmable gate array (FPGA), hierar-
chical, interconnect, mesh-of-trees (MoT), multilevel metallization,
Rent’s rule.
I. INTRODUCTION
VLSI technology has advanced considerably since the firstfield-programmable gate arrays (FPGAs) [1]. Feature
sizes have shrunk, die sizes and raw capacities have grown,
and the number of metal layers available for interconnect has
grown. The most advanced VLSI processes now sport 7–9 metal
layers, and metal layers have grown roughly logarithmically in
device capacity [2].
How should this shift in available resources affect the way we
design FPGAs?
One can view multilevel metallization, and particularly, the
current rate of scaling, as an answer to the quandary that in-
terconnect requirements for typical designs [Rent’s Rule [3],
; see (7)] grows faster than linearly with gate count [4],
[5]. If we can accommodate the growing wire requirements in
the third-dimension using multiple wire layers, then we may be
able to maintain constant density for our devices. Alternately, if
we cannot do this, the two-dimensional (2-D) density of our de-
vices necessarily decreases as we go to larger device capacities.
The existence of additional metal layers is not sufficient, by
itself, to stave off this problem. We must further guarantee that
we can contain the active silicon area to a bounded area per
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device (e.g., an asymptotically constant number of switches per
gate) and that we can topologically arrange to use the additional
metallization.
We show that the dominant, traditional, Manhattan style, in-
terconnect scheme is not directly suited to exploiting multilevel
metallization (Section II). Its superlinear switch requirements
preclude it from taking full advantage of additional metal layers.
The density of these architectures ultimately decreases with in-
creasing gate count.
We introduce an alternative topology, based on Leighton’s
mesh-of-trees [6], [7] (MoT), which exploits hierarchy more
strictly while retaining the 2-D interconnect style of the Man-
hattan interconnect (Section III). We show that this topology has
an asymptotically constant number of switches per endpoint as-
suming no domain coloring limitations (Section IV-B). We fur-
ther show that it can be arranged to fully exploit additional metal
layers. As a result, given a sufficient interconnect layer growth
rate, the gate density remains constant across increasing gate
counts.
In Section IV, we summarize a set of empirical experiments
to compare the switch and wiring requirements of our MoT de-
sign to standard Manhattan routing topologies and characterize
growth effects. In Section V, we explore several variations in the
detail design of the MoT and identify versions which provide
26% fewer switches than the best known Manhattan designs.
Table I summarizes the symbols used throughout the article.
II. MANHATTAN INTERCONNECT
A. Base Model
Fig. 1 shows the standard model of a Manhattan (symmetric)
[8], interconnect scheme. Each compute block (look-up table
(LUT) or island of LUTs) is connected to the adjacent channels
by a C-box. At each channel intersection is a switchbox (S-box).
In the C-box, each compute block IO pin is connected to a frac-
tion of the wires in a channel. At the S-box, each channel on each
of the four sides of the S-box connects to one or more channels
on the other sides of the S-box.
Early experiments [8] studied the number of sides of the com-
pute block on which each input or output of a gate appeared ,
the fraction of wires in each channel each of these signals con-
nected to , and the number of switches connected to each
wire entering an S-box . Regardless of the detail choices for
these numbers, they have generally been considered constants,
and the asymptotic characteristics are independent of the partic-
ular constants chosen.
To keep this general, we will simply assume each side of
the compute block has inputs or outputs to the channel. If
1063-8210/04$20.00 © 2004 IEEE
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SUMMARY OF SYMBOLS USED IN ARTICLE
Fig. 1. Manhattan interconnect model (W = 6, I = 2 shown).
we are thinking about a single-output, -input LUT ( -LUT)
as our compute block, then . The number
of switches in a C-box is
(1)
where is the width of the channel. Each S-box requires
(2)
Each compute block comes with two C-boxes and one S-box (as
shown highlighted in Fig. 1). So, the total number of switches
per compute block is
(3)
Dropping the constants we get
(4)
That is, we see that the number of switches required per compute
block is linear in , the channel width.
We can get a loose bound on channel width simply by looking
at the bisection width of the design. If a design has a minimum
bisection width , then we have a lower bound on the channel
width
(5)
That is, we must provide at least wires across the row
(or column) channels which cross the middle of a chip with
nodes. This allows us to solve for a lower bound on
(6)
Empirically, we find that the bisection width of a design can
often be characterized by the Rent’s Rule relation [3] 1
(7)
This now allows us to define a correspondence between and
(8)
This is the same correspondence which one gets by combining
the results of Donath [10] and El Gamal [11] for . This
means
(9)
All together, this says that as we build larger designs, if the
interconnect richness is greater than , the switch require-
ment per compute block is growing for the Manhattan topology;
1We might say the bisection width is determined by the IO out of each half,
so BW = IO(N=2), rather than BW = IO (N), but this would only make a
constant factor difference and not change our asymptotic conclusions.
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Fig. 2. Segmentation in Manhattan interconnect model (example shows
L = 2).
this means the aggregate switching requirements grow superlin-
early with the number of compute blocks supported. Regardless
of the metallization offered, our designs will decrease in density
with increasing gate count.
B. Segmentation
Modern designs, both in practice and in academic studies
use segments which span more than one switchbox (see Fig. 2).
For example, a recent result from Betz suggests that length 4–8
buffered segments require less area than alternatives [12]. The
important thing to notice is that any fixed segmentation scheme
only changes the constants and not the asymptotic growth
factor in (9). In particular, using a single segmentation scheme
of length will change (2) to
(10)
In practice the will be different between the segmented and
nonsegmented cases, with the segmented cases requiring larger
’s, but the asymptotic lower bound relationship on derived
above still holds. Similarly, a mixed segmentation scheme will
also change the constants, but not the asymptotic requirements.
C. Hierarchical
A strictly hierarchical segmentation scheme might allow us
to reduce the switchbox switches. Consider, that we have a base
number of wire channels , and populate the channel with
single length segments, length 2 segments, length
4 segments, and so forth. Using (10) with in for and
summing across the geometric wire lengths, we see the total
number of switches needed per switchbox is
(11)
where is the total number of hierarchical levels used. The total
number of wires in a channel, , is now
(12)
For sufficiently large , we can raise to the required bisec-
tion width. Since in this hierarchical case does not, asymp-
totically, depend on , the number of switches converges to a
constant.
However, we should note this still does not change the asymp-
totic switch requirements, since the switch requirements depend
on both the C-box switches and the S-box switches. As long as
the C-box switches continue to connect to a constant fraction
of and not , the C-box contribution to the total number
of switches per compute block (1) continues to make the total
number of switches linear in and hence growing with .
From this we see clearly that it is the flat connection of block
IO’s to the channel which ultimately impedes scalability.
D. Switch Dominated
Conventional experience implementing this style of intercon-
nect has led some people to observe that switch requirements
tend to be limiting rather than wire requirements (e.g., [12]).
Asymptotically, we see that an -node FPGA will need
(13)
With wires in the bisection and a number of wire layers, ,
we will require at least
(14)
For fixed wire layers, this says wiring requirements grow
slightly faster than switches (i.e., when , ).
Asymptotically, this suggests that the number of layers must
grow at least as fast as in order for the design to
remain switch dominated. Since switches have a much larger
constant contribution than wires, it is not surprising that de-
signs require a large before these asymptotic effects become
apparent.
III. MESH OF TREES
The asymptotic analysis in Section II says that it is necessary
to bound the compute block connections to a constant if we hope
to contain the total switches per compute block to a constant
independent of design size. Leighton’s MoT network [6], [7] is
a topology which does just that. Simply containing the switches
to a constant is necessary but not sufficient to exploit additional
metal layers. Later in this section, we also show that the MoT
topology can be wired within a constant layout area per compute
block.
A. Basic Arrangement
In the MoT arrangement, we build a tree along each row and
column of the grid of compute elements (see Fig. 3). For now,
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Fig. 3. Basic MoT topology.
we will assume the tree is binary (arity 2), but we can certainly
vary the arity of the tree as one of the design parameters (Sec-
tion V-A). The compute blocks connect only to the lowest level
of the tree. A connection can then climb the tree in order to get
to longer segments. We can place multiple such trees along each
row or column to increase the routing capacity of the network.
Each compute block is simply connected to the leaves of the set
of horizontal and vertical trees which land at its site. We can
parameterize the way the compute block connects to the leaf
channels in a manner similar to the Manhattan C-box connec-
tions above.
We will use the parameter to denote the number of trees
which we use in each row and column. A MoT row or column
tree with is shown in Fig. 12(b). The C-box connections
at each “channel” in this topology are made only to the wires
which exist at the leaf of the tree
(15)
In the simplest sense, we do not have switch boxes in this
topology. At the leaf level, we allow connections between
horizontal and vertical trees. Typically, we consider allowing
each horizontal channel to connect to a single vertical channel
in a domain style similar to that used in typical Manhattan
switchboxes. This gives
(16)
It would also be possible to fully populate this corner turn,
allowing any horizontal tree to connect to any vertical tree at
points of leaf intersection without changing the asymptotic
switch requirements
(17)
Within each row or column tree, we need a switch to connect
each lower channel to its parent channel. This can be as simple
as a single pass transistor and associated memory cell. Amor-
tizing across the compute blocks which share a single tree, per
compute block we need a total of
(18)
The horizontal channel holds such trees, as does the vertical
channel. Thus, each compute block needs
(19)
Using the linear corner turn population (16)
(20)
Assuming we can hold bounded with increasing design
size, this leaves us with a constant number of switches per com-
pute block.
B. Tree Growth
The strict binary tree we have shown correspondents to
. To accommodate larger values, it is necessary to grow
the number of parents in the tree. Returning to (8), we need the
per channel root bandwidth to be . We can arrange to
support a larger with the MoT by increasing the stage-to-stage
growth rate.
For example, if alternate tree levels double the number of
parent segments, we can achieve (see Fig. 4). The
number of tree levels is
(21)
where is the length of each row or column. The number of
channels, , composing the root level, , of each tree will thus
be
(22)
The total bisection width at this level is the aggregate channel
capacity across all channels across the chip
(23)
In this case that becomes
(24)
That is, this growth is equivalent to providing .
Fig. 4 shows one-dimensional (1-D) slices of a
(top) and a flat Manhattan topology (bottom). The MoT accom-
modates the bisection width of 4 using only a single base domain
( ), while the Manhattan topology requires at least one do-
main for every wire in the bisection; this demonstrates how the
MoT can often get away with a smaller than the Manhattan
channel width ( ). The total channel wires for the MoT is 13
( ). Asymptotically, the MoT will require six switches
per endpoint for this arrangement, while the Manhattan design
requires 8 to accommodate this channel width of 4. For larger
1042 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 12, NO. 10, OCTOBER 2004
Fig. 4. Row/column tree growth to achieve p = 0:75 and bisection width comparison with mesh.
TABLE II
SWITCHES/NODE FOR p = 0:75 MoT
spans, the effect increases. For a span of 32 nodes, the MoT
can accommodate a bisection bandwidth of 8 while still using at
most six switches per endpoint; the mesh with a bisection width
of 8 will require 16 switches per endpoint.
Note that even though we increased the rate of wire growth,
the total number of switches per node remain asymptotically




This property holds for any . That is, given suffi-
ciently large , we can approximate any by programming
the stage-to-stage growth rate, and the number of switches per
compute block remains asymptotically constant. The particular
constant grows with as this example suggests and is developed
further in Section V-A. For arbitrary design bisection width, we
can pick a that is equal to or greater than the design
, and a network with constant switches per endpoint can pro-
vide that much bisection bandwidth.
We are thus able to satisfy the lower bound relationship (8) in-
troduced in Section II with constant switches per compute block.
However, the lower bound relationship only guarantees that we
have sufficient wires in the bisection, if we can use them. The
population scheme will determine whether or not enough of the
wires can be used to keep bound to a constant. At this point,
we have no proof of the sufficiency of the population, so we em-
ploy empirical experiments, reported in Section IV, to assess the
sufficiency of this population scheme.
C. Basic Layout
Constant switches per endpoint was necessary to show that
we could layout the network in area linear in the number of
compute blocks. However, it is not sufficient to show that we
can use additional wire layers to achieve a compact layout. For
unconstrained logic, it is not clear that more wire layers will
always be usable. For example, [13] argues that wiring on an
upper layer metal plane will occupy 12–15% of all the layers
below it. Integrating this result across wire planes, this argues
a useful limit of 6–7 wiring levels. The MoT wiring topology,
however, is quite stylized with geometrically increasing wire
lengths. Consequently, it does not exhibit the saturation effect
which we would get with unconstrained netlists. Rather than
consuming a constant fraction of lower layers, as [13] assumes,
each additional metal layer in the MoT layout uses up a frac-
tion of the layers below it that decreases geometrically with the
layer height. In fact, we can show that a design which needs
bisection bandwidth can be laid out with
only wiring layers. More specifically,
for any , we can use layers and maintain
a constant channel width.
1) Binary Tree : To build intuition, let us focus
initially on the binary tree case . The key observation
is that we can layout each binary tree along its row (or column)
using wiring layers in a strip which is wide
and runs the length of the row .
Fig. 5 shows how the row (column) tree is mapped into a
1-D layout with wiring layers. It is important to no-
tice that each subtree layout leaves one free switch location for
an upper level switch. When we combine two subtrees, we can
place the switch connecting them in one of the two free slots,
leaving a single slot free in the resulting subtree. In this manner,
the recursive composition of subtrees can continue indefinitely;
the geometrically increasing via spacing allows it to avoid ever
running out of via area on the lower levels of metallization. As
shown, each new tree level simply adds one additional wire run
above the existing wires. This case requires
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Fig. 5. One-dimensional binary tree layout.
Fig. 6. Minimal MoT layout.
metal layers, which is asymptotically optimal to accommodate
the wires which each tree contributes to each row or
column. Note that if we make the width of the row as wide as a
via and a wire, we can bring all the wires up to the appropriate
metal layer without interfering with the row wire runs (See the
“Top View” in Fig. 5).
In practice, the width of a switch is likely to be several wire
pitches wide; consequently, we can place several tree levels in a
single metal layer and run them within the width of the switch
row; this means that the number of wire layers we need for each
row (or column) layout in practice is where is
the ratio of the switch width to wire pitch (strictly speaking one
less than that to accommodate the via row). For example, if the
switch width is and the wire pitch is , we can put six
wires within the width of the switch. If we use one track for vias,
this means we can place five tree levels on each wire layer, so
the number of layers needed to accommodate the row (column)
tree is .
The full MoT structures requires both row and column trees.
We must space out the row and column switches to accom-
modate the cross switches. Further, we must assign separate
wire layers for the rows and columns. Together, this means we
will need layers for wiring. In practice, addi-
tional wiring layers will be needed for power, ground, and clock
routing.
Fig. 6 shows a minimal layout with a single tree in each row
and column channel. In practice, we will typically use several
trees in each row and column and require C-box
Fig. 7. MoT tile with C = 4 and I = 2.
switches. Fig. 7 shows the base tile for a larger network con-
figuration.
2) Fatter Trees : This same basic layout scheme
works for the case where . We will not always
have exactly half as many switches on each immediately succes-
sive tree level. However, as long as , there are a number
of tree stages over which the number of switches will be half the
number of switches in the preceding group of tree stages. By
grouping the switches into these groups, we can use the same
strategy shown for the binary tree case.
Fig. 4 shows the switch arrangement for the aforementioned
case. It should be clear from the layout tree diagrams
that the switches can be shuffled to the base layer as in Fig. 5.
Here, we will, asymptotically, end up with six switches between
every pair of compute blocks (25). Up to a span of 16 endpoints,
we need five switches (Table II). Beyond that, each pair of stages
contributes half as many switches as the previous pair of stage,
resulting in a total of one more switch per endpoint. As we com-
pose each additional pair of stages we end up leaving half of the
remaining slots in each span with space for switches from the
next span. As shown in Fig. 4, we spread the uplinks across the
entire width of the stage. This filling can continue indefinitely
just as the filling we have already seen.
Notice that the total number of metal layers is asymptoti-
cally optimal. That is, for , we must have
wires in the top level of the channel to accommodate bisec-
tion requirements. To make the channels wide, we must
use layers to accommodate the bisection require-
1044 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 12, NO. 10, OCTOBER 2004
ments. The channel actually needs to accommodate all the wire
levels of the MoT. Since there are geometrically fewer wires in
each lower level of each row or channel MoT tree when ,
when we sum the total number of wires across all levels in each
row or column tree, the total wire count is simply a constant
factor times the number of wires in the top channel; this is devel-
oped further in Section V-A3. Consequently, the total number
of wire layers is .
D. Total Hierarchical Wires
As we saw in Section II-C, when we have hierarchical wiring,
the total numbers of wires in the channel, , depends on the
level. For the MoT, the level is defined by the size of the device
(21). The total number of wires in a channel is then
(27)
Equation (22) told us how to calculate for the
case. Fig. 4 shows a MoT channel with , ;
and . Later (30), we will see how to
calculate for any .
E. Switch Dominated
The asymptotic reduction in switching requirements com-
pared to the Manhattan topology makes wiring requirements
more likely to be a limiting factor. At the same time, however,
this topology allows us to maximally use additional metal
layers. As a consequence, the MoT designs will always be
switch area dominated when given sufficient layers of intercon-
nect.
F. Delay
Note that switch delay is asymptotically logarithmic in the
distance between the source and the destination. A route simply
needs to climb the tree to the appropriate tree level to link to
the destination row or column, then descend the tree. It is also
worthwhile to note that the stub capacitance associated with
each level of the tree is constant. That is, there are a constant
number of switches (drivers or receivers) attached to each wire
segment, regardless of its length. This is an important contrast
with the flat, Manhattan connection scheme where the number
of switches attached to a long wire is proportional to the length
of the wire. An added benefit of the strict hierarchy is that it man-
ages to minimize the switch capacitance associated with long
wire runs.
Buffered switches are needed to achieve minimum delay and
to isolate each wire segment from the fanout that may occur on
a multipoint net.
G. Long Wire Runs
Ultimately, we will need to buffer the long wire runs in order
to achieve linear delay with interconnect length and minimize
the delay traveling long distances. This will end up forcing us to
insert buffers at fixed distances which can reduce the benefits of
the convenient geometric switching property identified. Tech-
nological advances that provided linear delay with distance
without requiring repeaters (e.g., optical, superconducting
wires) would obviate this problem.
H. Relation to Tree-of-Meshes
Agarwal [14], Lai [15], and Tsu [16] have previously de-
scribed hierarchical FPGA interconnect architectures. DeHon
showed that the butterfly fat-tree style interconnect of the hier-
archical synchronous reconfigurable array (HSRA) could also
be laid out in constant area given sufficient wire layers for the
case [5]. These networks all build a single, unified hi-
erarchy and are closely related to the tree-of-meshes topology
[7]. In contrast, the MoT used here is directly a 2-D structure
building hierarchical routing along each row and column. As
such, the MoT can be viewed as a hybrid between the strict,
single hierarchy of the tree-of-meshes and the nonhierarchical
Manhattan array. A rigorous comparison of the tree-of-meshes
and the MoT is addressed in [2121].
IV. EMPIRICAL EXPERIMENTS
In Section III, we demonstrated the favorable asymptotic
switching requirements for the MoT design assuming we can
contain the number of required base channels, , to a suitably
small constant. In this section we show empirically that the base
channel requirements are uniformly small. Further, we show
that even for the small sizes of conventional FPGA benchmarks,
the MoT scheme already shows some practical advantages in
reducing aggregate switch requirements.
A. Base Comparison
For a base level comparison, we use the benchmarks from
Toronto’s “FPGA place and route challenge” [17] to compare
the channel, domain, and switch requirements between the tra-
ditional Manhattan routing topology and our MoT topology. We
used the architecture as the baseline
mesh; this has single-length segments and a single LUT per Is-
land. We substitute a universal switch [18] for the subset switch
used in the vpr422 challenge because the routed mesh designs
using universal switches uniformly require less switches than
the subset-switch-based designs. Each of the 4 LUT inputs ap-
pears on a single side of the logic block , and the
output appears on two sides ; both are fully popu-
lated [see Fig. 8(a)]. We use VPR 4.3 to produce the
placed designs for both the Manhattan and MoT routing. We use
the channel minimizing VPR 4.3 router to route the Manhattan
designs. Since prior work suggested the superiority of longer
segments [9], [12], we also routed a uniform, length-4 segment
Manhattan case for comparison; all other parameters are iden-
tical to the base length-1 Manhattan case.
For our overall comparison, we assembled a MoT design with
[see Fig. 8(b)]. We developed our own, Pathfinder-based
[19] router to route the MoT designs. To match the VPR-style
results, we let the number of base channels, , float and report
the minimum number of channels required to route the design
for various values.
Table III summarizes these basic results. For almost all de-
signs, the MoT routes with sufficiently small as to require
fewer total switches than the Manhattan designs. Overall, the
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Fig. 8. Logic block IO structure (all shownW = 3).
TABLE III
MANHATTAN VERSUS MESH-OF-TREES
simple MoT requires 9% fewer switches than the mesh net-
works.
While the MoT designs require fewer base channels than
the Manhattan designs require wire channels , we noted in
Section III-D that the total wires across all levels will be
larger. For for instance, for the segment length
4 Manhattan design, while for the . The
will have . As we will see in Section V,
the MoT wiring can be reduced using higher arity trees.
B. Small ’s
The ’s are uniformly small, many being as low as 3 for
. We will see many more reduced to 3 or 4 with the
variations in Section V. The required for the design is driven
by three things:
1) bisection bandwidth;
2) number of distinct signals which must enter a channel;
3) domain coloring limitations.
A sufficiently large value can generally accommodate bisec-
tion needs (see Fig. 4). For channel entrance, note that a fully
used -LUT with a single output needs to have poten-
tially distinct signals enter one of the four channels which sur-
rounds it. Further note that it shares each of those channels with
another -LUT which has similar requirements. Consequently,
the channel entrance lower bound is
(28)
For , . Finally, since the MoT design described
here maintains the domain topology typical of Manhattan
FPGA interconnect, it could have colorability limitations [20].
The routed results suggest that the colorability issues are not a
major issue in practice as we are close to the channel entrance
lower bound on all designs.
V. MOT VARIATIONS
There are many options for detailed construction of MoT
networks which retain the good asymptotic characteristics de-
rived in Sections II–IV while, perhaps, offering lower absolute
switching and wiring requirements. In this section, we review a
few options including arity, shortcuts, and staggering.
A. Arity
Arity refers to the branching factor as we go down the
tree—the number of children segments associated with each
parent segment in the tree. Fig. 9 shows arity-2 and arity-4
trees.
Higher-arity makes the trees flatter. This will reduce the
number of switches in a path, but will increase the capacitance
associated with each segment along the path. Higher arity
reduces the wires per domain, but can increase the number of
domains needed to route a design. In particular, higher arity can
force a number of short connections which would have been
disjoint to now overlap [see Fig. 10(b)].
In the extreme, we completely flatten each channel into an
arity- tree. This would be equivalent to building a crossbar
along each column of tree. Such a crossbar would have channel
width , worse than the mesh, forcing a total number of
switches which grow as . So, clearly, we can make the arity
too large to exploit the structure of designs. At the other ex-
treme, arity-2 designs may have too many switches in the path
and more intermediate levels than are useful. The challenge is
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Fig. 9. Single channel in 16 node row or column tree shown with various arities and rent growth rates.
Fig. 10. MoT wiring versus arity.
to find the best balance point between these extremes which al-
lows us to maximally exploit design structure.
1) Arity, Growth Rate, and Rent Exponent: For any arity, we
can approximate any Rent Exponent growth rate by selecting
the appropriate sequence of channel growths. Let ,
, at level . A MoT with levels has a
total number of nodes,
(29)
The width of the top channel of a tree is
(30)
The total bisection width, , of a level MoT is
(31)
Using our Rent Relation (7), we have
(32)
(33)
Here we see directly that the tree domain plays a similar role
to the Rent constant multiplier, . To look at the growth effects,
we drop these constants, understanding that we can use them to




For , we simply need , for all . For ,
we pick the sequence to correspond to the arity. For ,
this means we make even ’s be two and odd ’s be one as
previously noted in Section III-B [see Fig. 9(c)], so
(37)
Putting that in (36)
(38)
For , we make all ’s be 2 [see Fig. 9(d)]
(39)
Table IV summarizes the growth sequences used in this work.
2) Switches Per Domain: Amortized across the end-
points sharing a single horizontal or vertical domain tree, each
endpoint will have a number of tree switches
(40)
Equation (40) is the generalization of the arity-2, -specific
switch counting illustrated in (18) and (25). Assuming the ’s
are powers of two, Fig. 11 shows how the number of switches
per domain varies with the arity. For , higher arities have
fewer stages and hence less switches per endpoint, as should be
clear from Fig. 9. For , there are two competing effects.
Higher arities have fewer stages, but the higher arity results in
flatting that forces each uplink to connect to a greater number
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TABLE IV
GROWTH SEQUENCES USED TO ACHIEVE VARIOUS ARITY, RENT EXPONENT
DESIGNS IN THIS ARTICLE
of parents. As shown, this results in a minimum number of
switches per domain around an arity of 4 for . The
odd powers of two end up being less efficient than the even
powers in our discrete approximation to , causing the
nonmonotonic growth in Fig. 11. Fig. 11 is not the full story
as we must also understand how the number of tree domains
changes (Section V-A.4) as we go to larger arities.
3) Wires Per Domain: In general, the number of wires per
domain, , is the sum of the channels required at each level of
each base tree ( , where is the tree level)
(41)
For , it will always be the case that there are ’s
greater than one such that this series summation converges
to a constant as approaches infinity. For arity 2 and ,
the series converges to 3.5, while for arity 4 and , it
converges to 2; Fig. 9 shows this effect graphically. For all ’s,
higher arity implies higher growth rates and fewer terms in the
sum resulting in fewer total wire channels.
4) Domains: An important question that the prior sections
raise is: how do the number of domains change with arity?
As Fig. 10 shows, sometimes a higher arity MoT will require
no more base channels than the arity-2 MoT, resulting in a net
decrease in total wires. Other times, the MoT may require a
factor of more base channels than the arity-2 MoT.
5) Empirical Results: Tables V and VI summarize the re-
sources required when each of the Toronto 20 benchmarks is
routed to minimize the number of tree domains required
to route the design. Note from Table VI that the ’s do not
increase with arity near the worst-case ratios; in fact there is
little growth for the cases shown. In Table V, we see an arity-4,
requires only 1634 switches, about 14% fewer
than the switches required by an arity-2 MoT.
The total number of wires in the channel, , (see Sec-
tion III-D) is the product of the number of domains, , and
the wires per domain, (41). Table VI further shows us that
the arity-5, requires only of
the wires required by the smallest arity-2 MoT. The total MoT
channel wires are still larger than the mesh channel widths
Fig. 11. Switches per endpoint per tree per domain.
TABLE V
TOTAL SWITCHES VERSUS ARITY AND RENT EXPONENT (p)
. The worst-case for the ,
is 90, while the worst-case for the segment length 4 Mesh
is 18. The 90 total MoT wires divide into nine wires used by
each of ten domains. Conservatively assuming a minimum size
switch and an wire pitch, we can route the nine
wires in each domain over the width of a single switch in two
metal layers since we get wire pitches per layer (see
Figs. 5 and 7). Two wire layers for horizontal channel routing
plus two layers for vertical channel routing mean we will need
only four routing layers to layout this design so that it is the
switch area which determines device density not the wiring.
Consequently, the fact that the MoT reduces switches at the
expense of wires compared to the mesh results in a net decrease
in device area.
B. Shortcuts and Staggering
Perhaps the biggest concern about the MoT relative to a pure
Manhattan design is the fact that some nodes which are physi-
cally close in the layout will not be logically close in the tree.
This can, in the worst case, require a wire to travel through
switches when two would suffice in the mesh or
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TABLE VI
TREE DOMAINS (C) AND WIRES PER CHANNEL (W ) VERSUS ARITY AND RENT EXPONENT (p)
Fig. 12. Mitigating tree discontinuities with shortcuts and staggering.
MoT had this connection aligned differently with respect to the
tree [see Fig. 12(a), (b), and (d)].
1) Shortcuts: Shortcut connections which bridge these
hierarchy gaps [see Fig. 12(c)] can guarantee that a
signal never needs to be routed higher in the tree than
. This also guarantees the
total distance traversed is within a constant factor of the Man-
hattan Distance between the source and sink.
Full shortcut population can double the tree switches per do-
main required for an arity-2 MoT . The general increase
is
(42)
That is, we add one switch at each end of the arity group in ad-
dition to the switches already providing up tree connections.2
Table VII shows that while the shortcuts do reduce the number
of domains and the total wiring , their inclusion re-
sults in a net increase in switch count.
2) Staggering: Most of the worst tree alignment effects
can be reduced simply by staggering the domains relative to
each other. This way, if there is a bad break on one tree, there
will be a more favorable sibling relationship on another tree
[see Fig. 12(d)]. In Section IV-B we established the minimum
number of tree domains needed simply to exit all five IOs for
a 4-LUT is , so there will always be multiple domains
available for staggering. With larger clusters, the minimum
domain size increase. Staggering the domains requires no ad-
ditional switches and will often reduce the number of domains
needed to route a design.
Table VIII summarizes the mapped resource requirements
when we stagger the tree domains in the channel. This shows an
additional reduction of 14% in total wiring requirements
and 5% in total switches . Overall, this brings the switch
saving compared to the mesh to 26%.
2This can actually be (a + 1)=a as we only need one switch to enable or
disable the shortcut so we only need to charge half a switch to each of the two
segments being connected. However, as we get higher in the tree, having a single
switch could result in a long wire stub. In practice, we might use one switch at
the lower levels and two at the upper levels.
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TABLE VII
PROPERTY SUMMARY VERSUS ARITY FOR p = 0:67 WITH SHORTCUTS
TABLE VIII
PROPERTY SUMMARY VERSUS ARITY AND RENT EXPONENT (p) WITH
DOMAIN STAGGERING
VI. SUMMARY AND FUTURE WORK
Using the MoT topology, we can achieve better scalability
than a flat, Manhattan topology. Assuming the number of base
channels, , remains constant for increasing design size, the
total number of switches per LUT in our MoT converges to a
constant independent of design size; this should be con-
trasted with the switches per LUT required for a flat,
Manhattan topology. Given sufficient wiring layers, the MoT
network layout can maintain a constant area per logic block as
the design scales up. Asymptotically, the number of switches in
any path in the MoT needs to only grow as . Our ini-
tial empirical experiments verify small values that show no
signs of growing with design size and total switch requirements
that are 26% smaller than those of conventional mesh designs.
In the process we show that arity-4 trees require the least abso-
lute switches with less than 70% of the wiring requirements of
arity-2 trees.
In this paper, we have focused on the resource requirements
for the MoT, but have not treated the absolute delay or energy
implications. A careful accounting and comparison of delay and
energy are important pieces of future work which will be nec-
essary to establish the practical viability of this scheme. We
have explored many of the parameters associated with designing
MoT networks but additional design parameters deserve study
including Island-style clustering, flattening, corner turns, and
depopulated shortcuts. We expect larger benchmarks will better
demonstrate the scalability of this architecture.
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